

32 Megabit Serial Flash Memory with 4Kbytes Uniform Sector

N25S32

FEATURES

Single power supply operation

- Full voltage range: 3.0-3.6 volt

32 Mbit Serial Flash

- 32 M-bit/4096 K-byte/16384 pages
- 256 bytes per programmable page
- Uniform 4K-byte Sectors/64K-byte Blocks

Standard and Dual

- Standard SPI: CLK, CS#, DI, DO, WP#, HOLD#
- Dual SPI: CLK, CS#, DIO, DO, WP#, HOLD#
- Fast Read Dual Output instruction
- Auto-increment Read capability

High performance-up to 100Mbits/sec

- 75MHz clock rate for one data bit
- 50MHz clock rate for two data bits

Low power consumption

- 5 mA typical active current
- 1 uA typical power down current

Flexible Architecture with 4KB sectors

- Sector Erase (4K-bytes)
- Block Erase (64K-bytes)
- Page Program up to 256 bytes
- More than 100K erase/write cycles
- More than 10-year data retention

Software and Hardware Write Protection:

- Write Protect all or portion of memory via software
- Enable/Disable protection with WP# pin

High performance program/erase speed

- Page program time:1.5ms typical

- Sector erase time: 150ms typical

- Block erase time: 800ms typical

- Chip erase time: 25 Seconds typical

Package Options

- 8-pin SOIC 150/208-mil
- 16-pin SOIC 300-mil
- 8-pad WSON 6x5-mm
- 8-pin PDIP
- All Pb-free packages are RoHS compliant

GENERAL DESCRIPTION

The N25S32 is a 32 Megabit (4096 K-byte) Serial Flash memory, with advanced write protection mechanisms. The N25S32 supports the standard Serial Peripheral Interface (SPI), and a high performance Dual output using SPI pins: Serial Clock, Chip Select, Serial DIO, DO, WP# and HOLD#. SPI clock frequencies of up to 100MHz are supported allowing equivalent clock rates of 100MHz for Dual Output. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction.

The N25S32 also offers a sophisticated method for protecting individual blocks against erroneous or malicious program and erase operations. By providing the ability to individually protect and unprotect blocks, a system can unprotect a specific block to modify its contents while keeping the remaining blocks of the memory array securely protected. This is useful in applications where program code is patched or updated on a subroutine or module basis, or in applications where data storage segments need to be modified without running the risk of errant modifications to the program code segments.

The N25S32 is designed to allow either single Sector/Block at a time or full chip erase operation. The N25S32 can be configured to protect part of the memory as the software protected mode. The device can sustain a minimum of 100K program/erase cycles on each sector or block.



1. ORDERING INFORMATION




Figure 1, Ordering Information



2. BLOCK DIAGRAM




Figure 2, Block Diagram

3. CONNECTION DIAGRAMS




Figure 3.1, 8-pin SOP (150/208mil)/ PDIP(300mil)

Figure 3.2, 8-Contact 6 x 5 mm WSON



4. SIGNAL DESCRIPTIONS

Serial Data Input / Output (DIO)

The SPI Serial Data Input/Output (DIO) pin provides a means for instructions, addresses and data to be serially written to (shifted into) the device. Data is latched on the rising edge of the Serial Clock (CLK) input pin. The DIO pin is also used as an output pin when the Fast Read Dual Output instruction is executed.

Serial Data Output (DO)

The SPI Serial Data Output (DO) pin provides a means for data and status to be serially read from (shifted out of) the device. Data is shifted out on the falling edge of the Serial Clock (CLK) input pin.

Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output pins are at high impedance.

When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

HOLD (HOLD#)

The HOLD# pin allows the device to be paused while it is actively selected. When HOLD# is brought low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). The HOLD# function can be useful when multiple devices are sharing the same SPI signals.

Write Protect (WP#)

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (BP0, BP1and BP2) bits and Status Register Protect (SRP) bits, a portion or the entire memory array can be hardware protected.

Table1, Pin Descriptions

Symbol	Pin Name
CLK	Serial Clock Input
DIO	Serial Data Input / Output (Note 1)
DO	Serial Data Output
CS#	Chip Enable
WP#	Write Protect
HOLD#	Hold Input
VCC	Supply Voltage (2.7-3.6V)
GND	Ground

Note 1: DIO output is used for Dual instructions.



5. MEMORY ORGANIZATIONS

The memory is organized as:

- 4,194,304bytes
- Uniform Sector Architecture
 64 blocks of 64-Kbyte
 1024 sectors of 4-Kbyte
 16,384 pages (256 bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.




Figure 4, Memory Organization



6. Function Description

SPI Modes

The N25S32 are accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input / Output (DIO) and Serial Data Output (DO). Both SPI bus operation Modes 0 (0, 0) and 3 (1, 1) are supported. The primary difference between Mode 0 and Mode 3, as shown in Figure 5, concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the CLK is normally low. For Mode 3 the CLK is normally high. In either case data input on the DIO pin is sampled on the rising edge of the CLK. Data on the DO and DIO pins are clocked out on the falling edge of CLK.




Figure 5, SPI Modes

Dual Output SPI

The N25S32 supports Dual Output Operation when using the "Fast Read with Dual Output" (3B hex) instruction. This feature allows data to be transferred from the Serial Flash at twice the rate possible with the standard SPI. This instruction is ideal for quickly downloading code from Flash to RAM upon Power-up (Code-shadowing) or for applications that cache code-segments to RAM for execution. The Dual Output feature simply allows the SPI input pin to also serve as an output during this instruction. All other operations use the standard SPI interface with single signal.

Hold Function

The /HOLD signal allows the N25S32 operation to be paused while it is actively selected (when CS# is low). The /HOLD function may be useful in cases where the SPI data and clock signals are shared with other devices. For example, consider if the page buffer was only partially written when a priority interrupt requires use of the SPI bus. In this case the /HOLD function can save the state of the instruction and the data in the buffer so programming can resume where it left off once the bus is available again.

To initiate a /HOLD condition, the device must be selected with CS# low. A /HOLD condition will activate on the falling edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD condition will activate after the next falling edge of CLK. The /HOLD condition will terminate on the rising edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD condition will terminate after the next falling edge of CLK.

During a /HOLD condition, the Serial Data Output (DO) is high impedance, and Serial Data Input/Output (DIO) and Serial Clock (CLK) are ignored. The Chip Select (CS#) signal should be kept active (low) for the full duration of the /HOLD operation to avoid resetting the internal logic state of the device.




Figure 6, Hold Condition Waveform



Status Register

The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions.

Table 2, Status Register Bit Locations

II.	_	_		_			R0
SRP	REV	T/B	BP2	BP1	BP0	WEL	BUSY

- BUSY is a read only bit in the status register (R0) that is set to a 1 state when the device is executing a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction. During this time the device will ignore further instructions except for the Read Status Register instruction (see tW, tPP, tSE, tBE, and tCE in AC Characteristics). When the program, erase or write status register instruction has completed, the BUSY bit will be cleared to a 0 state indicating the device is ready for further instructions.
- Write Enable Latch (WEL) is a read only bit in the status register (R1) that is set to a 1 after executing a Write Enable Instruction. The WEL status bit is cleared to a 0 when the device is write disabled. A write disable state occurs upon power-up or after any of the following instructions: Write Disable, Page Program, Sector Erase, Block Erase, Chip Erase and Write Status Register.
- Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (R4, R3, and R2) that provide Write Protection control and status. Block Protect bits can be set using the Write Status Register Instruction (see tW in AC characteristics). All, none or a portion of the memory array can be protected from Program and Erase instructions (see Status Register Memory Protection table). The factory default setting for the Block Protection Bits is 0, none of the array protected. The Block Protect bits can not be written to if the Status Register Protect (SRP) bit is set to 1 and the Write Protect (/WP) pin is low.
- Top/Bottom Block Protect (T/B) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The TB bit is non-volatile and the factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction provided that the Write Enable instruction has been issued. The TB bit can not be written to if the Status Register Protect (SRP) bit is set to 1 and the Write Protect (/WP) pin is low.
- Reserved Bits (REV), Status register bit location R6 is reserved for future use. Current devices will read 0 for this bit location. It is recommended to mask out the reserved bit when testing the Status Register. Doing this will ensure compatibility with future devices.
- The Status Register Protect (SRP) bit is a non-volatile read/write bit in status register (R7) that can be used in conjunction with the Write Protect (/WP) pin to disable writes to status register. When the SRP bit is set to a 0 state (factory default) the /WP pin has no control over status register. When the SRP pin is set to a 1, the Write Status Register instruction is locked out while the /WP pin is low. When the /WP pin is high the Write Status Register instruction is allowed.

Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the N25S32 provide the following data protection mechanisms:

- Power-On Reset and an internal timer (t_{PUW}) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
 - Power-up
 - Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction completion or Page Program (PP) instruction completion or Sector Erase (SE) instruction completion or Block Erase (BE) instruction completion or Chip Erase (CE) instruction completion
- The Block Protect (BP2, BP1, BP0) bits allow part of the memory to be configured as read-only.



- This is the Software Protected Mode (SPM).
- The Write Protect (WP#) signal allows the Block Protect (BP2, BP1, BP0) bits and Status Register Protect (SRP) bit to be protected. This is the Hardware Protected Mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except one particular instruction (the Release from Deep Power-down instruction).

Table 3, Protected Area Sizes Sector Organization

Stat	us Re	gister	. (1)	N25S32(32M Bit) Memory Protection			
TB	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
Х	0	0	0	None	None	None	None
0	0	0	1	63	3F0000h-3FFFFh	64KB	Upper 1/64
0	0	1	0	62 and 63	3E0000h-3FFFFh	128KB	Upper 1/32
0	0	1	1	60 thru 63	3C0000h-3FFFFFh	256KB	Upper 1/16
0	1	0	0	56 thru 63	380000h-3FFFFh	512KB	Upper 1/8
0	1	0	1	48 thru 63	380000h-3FFFFh	1MB	Upper 1/4
0	1	1	0	32 thru 63	200000h-3FFFFh	2MB	Upper 1/2
1	0	0	1	0	000000h-00FFFFh	64KB	Lower 1/64
1	0	1	0	0 and 1	000000h-03FFFFh	128KB	Lower 1/32
1	0	1	1	0 thru 3	000000h-03FFFFh	256KB	Lower 1/16
1	1	0	0	0 thru 7	000000h-07FFFh	512KB	Lower 1/8
1	1	0	1	0 thru 15	000000h-0FFFFh	1MB	Lower 1/4
1	1	1	0	0 thru 31	000000h-1FFFFFh	2MB	Lower 1/2
Х	1	1	1	0 thru 63	000000h-3FFFFFh	4MB	All

Note:

1. x = don't care

Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration tpp). To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive addresses on the same page of memory.

Sector Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration tse tbe or tce). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, BE or CE) can be achieved by not waiting for the worst case delay (tw, tpp, tse, tbe or tce). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, Write Status Register). The device then goes into the Standby Power mode. The device consumption drops to lcc1.

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to Icc2. The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.



All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Write, Program or Erase instructions.



7 INSTRUCTIONS

The instruction set of the N25S32 consists of fifteen basic instructions that are fully controlled through the SPI bus (see Instruction Set table). Instructions are initiated with the falling edge of Chip Select (CS#). The first byte of data clocked into the DIO input provides the instruction code. Data on the DIO input is sampled on the rising edge of clock with most significant bit (MSB) first.

Instructions vary in length from a single byte to several bytes and may be followed by address bytes, data bytes, dummy bytes (don't care), and in some cases, a combination. Instructions are completed with the rising edge of edge CS#. Clock relative timing diagrams for each instruction are included in figures 4 through 19. All read instructions can be completed after any clocked bit. However, all instructions that Write, Program or Erase must complete on a byte boundary (CS driven high after a full 8-bits have been clocked) otherwise the instruction will be terminated. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register will be ignored until the program or erase cycle has completed.

Table 4, Instruction Set

INSTRUCTION NAME	BYTE1 CODE	BYTE2	BYTE3	BYTE4	BYTE5	BYTE6	N-BYTES
Write Enable	06h						
write Disable	04h						
Read Status Register	05h	(S7-S0) ⁽¹⁾					(2)
Write Status Register	01h	S7-S0					
Read Data	01h	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	continuous
Fast Read	03h	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next byte) continuous
Fast Read Dual Output	0Bh	A23-A16	A15-A8	A7-A0	dummy	I/O= (D6,D4,D2,D 0) O= (D7,D5,D3,D 1)	(One byte per 4 clocks, continuous)
Page Program	02h	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	Up to 256 bytes
Block Erase(64KB)	D8h	A23-A16	A15-A8	A7-A0			•
Sector Erase(4KB)	20h	A23-A16	A15-A8	A7-A0			
Chip Erase	C7h						
Power-down	B9h						
Release Power-down /Device ID	ABh	dummy	dummy	dummy	(ID7- ID0) ⁽⁴⁾		
Manufacturer /Device ID ⁽³⁾	90h	dummy	dummy	00h	(M7-M0)	(ID7-ID0)	
JEDEC ID	9Fh	(M7-M0) manufacturer	(ID15-ID8) Memory Type	(ID7-ID0) Capacity			

Notes:

- 1. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data being read from the device on the DO pin.
- 2. The Status Register contents will repeat continuously until CS# terminates the instruction.
- 3. See Manufacturer and Device Identification table for Device ID information.
- 4. The Device ID will repeat continuously until CS# terminates the instruction.



OP Code	(M7-M0)	(ID15-ID0)	(ID7-ID0)
ABh			15h
90h	D5h		15h
9Fh	D5h	3016h	

Write Enable (06h)

The Write Enable instruction (Figure 7) sets the Write Enable Latch (WEL) bit in the Status Register to a 1. The WEL bit must be set prior to every Page Program, Sector Erase, Block Erase, Chip Erase and Write Status Register instruction. The Write Enable instruction is entered by driving CS# low, shifting the instruction code "06h" into the Data Input (DI) pin on the rising edge of CLK, and then driving CS# high.




Figure 7, Write Enable Instruction Sequence Diagram

Write Disable (04h)

The Write Disable instruction (Figure 8) resets the Write Enable Latch (WEL) bit in the Status Register to a 0. The Write Disable instruction is entered by driving CS# low, shifting the instruction code "04h" into the DIO pin and then driving CS# high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase instructions.




Figure 8, Write Disable Instruction Sequence Diagram



Read Status Register (05h)

The Read Status Register instruction allows the 8-bit Status Register to be read. The instruction is entered by driving CS# low and shifting the instruction code "05h" into the DIO pin on the rising edge of CLK. The status register bits are then shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in figure 9. The Status Register bits are shown in figure 3 and include the BUSY, WEL, BP2-BP0, TB and SRP bits (see description of the Status Register earlier in this datasheet).

The Read Status Register instruction may be used at any time, even while a Program, Erase or Write Status Register cycle is in progress. This allows the BUSY status bit to be checked to determine when the cycle is complete and if the device can accept another instruction. The Status Register can be read continuously, as shown in Figure 9. The instruction is completed by driving CS# high.




Figure 9, Read Status Register Instruction Sequence Diagram

Write Status Register (01h)

The Write Status Register instruction allows the Status Register to be written. A Write Enable instruction must previously have been executed for the device to accept the Write Status Register Instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving CS# low, sending the instruction code "01h", and then writing the status register data byte as illustrated in figure 10. The Status Register bits are shown in figure 3 and described earlier in this datasheet.

Only non-volatile Status Register bits SRP, TB, BP2, BP1 and BP0 (bits 7, 5, 4, 3 and 2) can be written to. All other Status Register bit locations are read-only and will not be affected by the Write Status Register instruction.

The CS# pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Write Status Register instruction will not be executed. After CS# is driven high, the self-timed Write Status Register cycle will commence for a time duration of tW (See AC Characteristics). While the Write Status Register cycle is in progress, the Read Status Register instruction may still accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle and a 0 when the cycle is finished and ready to accept other instructions again. After the Write Register cycle has finished the Write Enable Latch (WEL) bit in the Status Register will be cleared to 0.

The Write Status Register instruction allows the Block Protect bits (TB, BP2, BP1 and BP0) to be set for protecting all, a portion, or none of the memory from erase and program instructions. Protected areas become read-only (see Status Register Memory Protection table). The Write Status Register instruction also allows the Status Register Protect bit (SRP) to be set. This bit is used in conjunction with the Write Protect (/WP) pin to disable writes to the status register. When the SRP bit is set to a 0 state (factory default) the /WP pin has no control over the status register. When the SRP pin is set to a 1, the Write Status Register instruction is locked out while the /WP pin is low. When the /WP pin is high the Write Status Register instruction is allowed.






Figure 10, Write Status Register Instruction Sequence Diagram

Read Data (Read) (03h)

The Read Data instruction allows one more data bytes to be sequentially read from the memory. The instruction is initiated by driving the CS# pin low and then shifting the instruction code "03h" followed by a 24-bit address (A23-A0) into the DIO pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is automatically incremented to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving CS# high.

The Read Data instruction sequence is shown in figure 11. If a Read Data instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Data instruction allows clock rates from D.C. to a maximum of fR (see AC Electrical Characteristics).




Figure 11. Read Data Instruction Sequence Diagram



Fast Read (0Bh)

The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in figure 12. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DIO pin is a "don't care".




Figure 12, Fast Read Instruction Sequence Diagram

Fast Read Dual Output (3Bh)

The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins, DO and DIO, instead of just DO. This allows data to be transferred from the N25S32 at twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal for quickly downloading code from Flash to RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Fast Read Dual Output instruction can operate at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in figure 13. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clocks is "don't care". However, the DIO pin should be high-impedance prior to the falling edge of the first data out clock.






Figure 13, Fast Read Dual Output Instruction Sequence Diagram

Page Program (PP) (02h)

The Page Program instruction allows up to 256 bytes of data to be programmed at previously erased to all 1s (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Page Program Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low then shifting the instruction code "02h" followed by a 24-bit address (A23-A0) and at least one data byte, into the DIO pin. The CS# pin must be held low for the entire length of the instruction while data is being sent to the device. The Page Program instruction sequence is shown in figure 14.

If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceed the remaining page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a partial page) can be programmed without having any effect on other bytes within the same page. One condition to perform a partial page program is that the number of clocks can not exceed the remaining page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the page and overwrite previously sent data.

As with the write and erase instructions, the CS# pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Page Program instruction will not be executed. After CS# is driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by the Block Protect (BP2, BP1, and BP0) bits (see Status Register Memory Protection table).






Figure 14, Page Program Instruction Sequence Diagram

Sector Erase (SE) (20h)

The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low and shifting the instruction code "20h" followed a 24-bit sector address (A23-A0) (see Figure 2). The Sector Erase instruction sequence is shown in figure 15.

The CS# pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Sector Erase instruction will not be executed. After CS# is driven high, the self-timed Sector Erase instruction will commence for a time duration of tSE (See AC Characteristics). While the Sector Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Sector Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase instruction will not be executed if the addressed page is protected by the Block Protect (TB, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).




Figure 15, Sector Erase Instruction Sequence Diagram

Nantronics Semiconductor, Inc. Publication Date: 29/01/2010, Rev.B



Block Erase (BE) (D8h)

The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low and shifting the instruction code "D8h" followed a 24-bit block address (A23-A0) (see Figure 2). The Block Erase instruction sequence is shown in figure 16.

The CS# pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Block Erase instruction will not be executed. After CS# is driven high, the self-timed Block Erase instruction will commence for a time duration of tBE (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (TB, BP2, BP1, and BP0) bits (see Status Register Memory Protection table).




Figure 16. Block Erase Instruction Sequence Diagram

Chip Erase (CE) (C7h)

The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the CS# pin low and shifting the instruction code "C7h". The Chip Erase instruction sequence is shown in figure 17.

The CS# pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase instruction will not be executed. After CS# is driven high, the self-timed Chip Erase instruction will commence for a time duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any page is protected by the Block Protect (BP2, BP1, and BP0) bits (see Status Register Memory Protection table).






Figure 17, Chip Erase Instruction Sequence Diagram

Deep Power-down (DP) (B9h)

Although the standby current during normal operation is relatively low, standby current can be further reduced with the Power-down instruction. The lower power consumption makes the Power-down instruction especially useful for battery powered applications (See ICC1 and ICC2 in AC Characteristics). The instruction is initiated by driving the CS# pin low and shifting the instruction code "B9h" as shown in figure 18.

The CS# pin must be driven high after the eighth bit has been latched. If this is not done the Power-down instruction will not be executed. After CS# is driven high, the power-down state will enter within the time duration of tDP (See AC Characteristics). While in the power-down state only the Release from Power-down / Device ID instruction, which restores the device to normal operation, will be recognized. All other instructions are ignored. This includes the Read Status Register instruction, which is always available during normal operation. Ignoring all but one instruction makes the Power Down state a useful condition for securing maximum write protection. The device always powers-up in the normal operation with the standby current of ICC1.




Figure 18, Deep Power-down Instruction Sequence Diagram

Release Power-down / Device ID (ABh)

The Release from Power-down / Device ID instruction is a multi-purpose instruction. It can be used to release the device from the power-down state, obtain the devices electronic identification (ID) number or do both.

When used only to release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high as shown in figure 19. After the time duration of tRES1 (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the tRES1 time duration.

When used only to obtain the Device ID while not in the power-down state, the instruction is initiated



by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in figure 20. The Device ID value for the N25S32 is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The instruction is completed by driving CS# high.

When used to release the device from the power-down state and obtain the Device ID, the instruction is the same as previously described, and shown in figure 20, except that after CS# is driven high it must remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will resume normal operation and other instructions will be accepted. If the Release from Power-down / Device ID instruction is issued while an Erase, Program or Write cycle is in process (when BUSY equals 1) the instruction is ignored and will not have any effects on the current cycle.




Figure 19, Release Power-down Instruction Sequence




Figure 20, Release Power-down / Device ID Instruction Sequence Diagram

Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down /Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "90h" followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Nantronics (D5h) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 21. The Device ID values for the N25S32 are listed in Table 5. If the 24-bit address is initially set to 000001h the Device ID will be read first.






Figure 21, Read Manufacturer / Device ID Diagram

Read Identification (RDID) (9Fh)

For compatibility reasons, the N25S32 provides several instructions to electronically determine the identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI compatible serial memories that was adopted in 2003.

The instruction is initiated by driving the CS# pin low and shifting the instruction code "9Fh". The JEDEC assigned Manufacturer ID byte for Nantronics (D5h) and two Device ID bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in figure 22. For memory type and capacity values refer to Manufacturer and Device Identification table.






Figure 22, Read JEDEC ID instruction Sequence Diagram



8 ELECTRICAL CHARACTERISTICS

Power-up Timing




Figure 23, Power-up Timing

Table 6, Power-up Timing

PARAMETER	SYMBOL	TY	UNIT		
PARAIVIETER	STIVIDUL	MIN	MAX	UNII	
Vcc(min) to CS# Low	tvsL ⁽¹⁾	10		μs	
Time Delay Before Write Instruction	tpuw ⁽¹⁾	1	10	ms	
Write Inhibit Threshold Voltage	$VWI^{(1)}$	1	2	V	

Note:

- 1. The parameters are characterized only.
- 2. VCC (max.) is 3.6V and VCC (min.) is 2.7V

Absolute Maximum Ratings

Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values.



Table 7, Absolute Maximum Ratings

PARAMETERS	SYMBOL	CONDITIONS	RANGE	UNIT
Supply Voltage	VCC		-0.6 to +4.0	V
Voltage applied on any pin	V _{IO}	Relative to Ground	-0.6 to VCC+0.4	V
Transient Voltage on any Pin	V _{IOT}	<20ns Transient Relative to Ground	-2.0 to VCC+2.0	V
Storage Temperature	T _{STG}		-65 to +150	°C
Lead Temprature	T _{LEAD}		See Note ⁽³⁾	°C
Electrostatic Discharge Voltage	V _{ESD}	Human Body Model ⁽⁴⁾	-2000 to +2000	V

Notes:

- 1. Specification for N25S32 is preliminary. See preliminary designation at the end of this document.
- 2. This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.
- 3. Compliant with JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substances (RoHS) 2002/95/EU.
- 4. JEDEC Std JESD22-A114A (C1=100 pF, R1=1500 ohms, R2=500 ohms).

Recommended Operating Ranges

Table 8, Recommended Operating Ranges

PARAMETER	SYMBOL	CONDITIONS	SI	UNIT	
PARAMETER	STIVIBUL	CONDITIONS	MIN	MAX	UNIT
Supply Voltage	VCC	FR=90MHz,fR=50MHz	2.7	3.6	V
Ambient Temperature, Operating	TA	Industrial	-40	+85	°C

Notes: 1. Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



DC Characteristics

Table 9. DC Characteristics

CVMDOL	DADAMETED	COMPITIONS		SPEC		UN
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	IT
CIN(1)	Input Capacitance	VIN = 0V(2)			6	рF
Cout(1)	Output Capacitance	VOUT = 0V(2)			8	pF
ILI	Input Leakage				±2	μΑ
ILO	I/O Leakage				±2	μΑ
ICC1	Standby Current	CS# = VCC, VIN = GND or VCC		15	25	μA
ICC2	Power-down Current	CS# = VCC, VIN = GND or VCC		<1	10	μA
ICC3	Current Read Data / Dual Output Read 50MHz(2)	C = 0.1 VCC / 0.9VCC DO = Open		9/10	13/15	mA
ICC3	Current Read Data / Dual Output Read 100MHz(2)	C = 0.1 VCC / 0.9VCC DO = Open		10/12	15/18	mA
ICC4	Current Page Program	CS# = VCC		20	20	mA
ICC5	Current Write Status Register	CS# = VCC		10	18	mA
ICC6	Current Sector/Block Erase	CS# = VCC		20	25	mA
ICC7	Current Chip Erase	CS# = VCC		20	25	mA
VIL	Input Low Voltage		-0.5		VCC x 0.3	V
VIH	Input High Voltage		VCC x0.7		VCC +0.4	V
VOL	Output Low Voltage	IOL = 1.6 mA			0.4	V
VOH	Output High Voltage	IOH = -100 μA	VCC -0.2			V

Notes:

- 1. Tested on sample basis and specified through design and characterization data. TA=25° C, VCC 3V.
- 2. Checker Board Pattern.

AC Measurement Conditions

Table 10, AC Measurement Conditions

Symbol	PARAMETER	Min.	Max.	Unit
CL	Load Capacitance		30	pF
TR, TF	Input Rise and Fall Times		5	ns
VIN	Input Pulse Voltages	0.2VCC	0.2VCC to 0.8VCC	
VtIN	Input Timing Reference Voltages	0.3VCC to 0.7VCC		V
VtON	Output Timing Reference Voltages	0.5 VCC	to 0.5 VCC	V




Figure 24, AC Measurement I/O Waveform



AC Electrical Characteristics

Table 11, AC Electrical Characteristics

Clock frequency	Table 11, AC Electrical Characteristics SPEC						
Clock frequency	SYMBOL	ALT	Parameter	MINI		MAY	UNIT
FR				MIIN	IYP	WAX	
For dual output(3bh) 2.7V-3.6V VCC & Industrial Temperature Clock freq. Read Data instruction D.C. 50 MHz	FR	fC	For all instructions, except Read Data (03h) and Dual output(3bh) 2.7V-3.6V VCC & Industrial Temperature	D.C.		90	MHz
CCH, Clock High, Low Time for all Instructions except Read Data Clut Instructions except Read Data CRLL(1) Clock High, Low Time for Read CRLL(1) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) Clock Rise Time peak to peak O.1 V/Ins CCH(2) CS# Active Hold Time relative to CLK CS# Not Active Setup Time O.1 O.1			For dual output(3bh) 2.7V-3.6V VCC & Industrial Temperature			50	
ICLL(1)	fR		03h	D.C.		50	MHz
LCRLL(1) Data (03h) instruction 6 Instruction ICLCH(2) Clock Rise Time peak to peak 0.1 V/ns ICHC(2) Clock Rise Time peak to peak 0.1 V/ns ICHCL(2) Clock Rail Time peak to peak 0.1 V/ns ISLCH tCSS CS# Active Setup Time relative to CLK 6 ns ISLCH tCS# Not Active Hold Time relative to CLK ns ns ICHDX tDH Data in Setup Time 3 ns ICHDX tDH Data in Hold Time 3 ns ICHDX tDH Data in Hold Time 3 ns ICHDX tDH Data in Hold Time 3 ns ICHDX tDH Data in Setup Time 5 ns ICHDX tDH Data in Setup Time 5 ns ISHCH CS# Deselect Time (for Array Read / Erase or Program + Read Status Register) 50/100 ns ISHQ(2) tDIS Output Hold Time 7 ns ICLQX tCOSH <td< td=""><td>tCLL(1)</td><td></td><td>instructions except Read Data (03h)</td><td>6</td><td></td><td></td><td>ns</td></td<>	tCLL(1)		instructions except Read Data (03h)	6			ns
ICLCH(Z) Clock Rise Time peak to peak 0.1 V/ns ICHCL(Z) Clock Fall Time peak to peak 0.1 V/ns ISLCH tCSS CS# Active Setup Time relative to CLK 6 ns ICHSL CS# Not Active Hold Time relative to CLK 5 ns IDVCH tDSU Data in Hold Time 3 ns ICHSK CDB Data in Hold Time 3 ns ICHSH CS# Active Hold Time relative to CLK 3 ns ISHCH CS# Active Hold Time relative to CLK 5 ns ISHCH CS# Active Hold Time relative to CLK 5 ns ISHCH CS# Active Hold Time (for Array Read / Erase or Program > Read Status Register) 5 ns ISHQZ(2) tDIS Output Disable Time 7 ns ICLQV tV 36V 3.0V.3.0V.3.6V 7 ns ICLQX tHO Output Hold Time 3 ns ICHHL //HOLD Active Hold Time relative to CLK ns ns ICHHL //HOLD Not Active Setup Time relative t				8			ns
tCHCL(2) Clock Fall Time peak to peak 0.1 V/ns tSLCH tCSS CS# Active Setup Time relative to CLK 6 ns tCHSL CS# Not Active Hold Time relative to CLK 5 ns tDVCH tDSU Data in Setup Time 4 ns tCHDX tDH Data in Hold Time 3 ns tCHSH CS# Active Hold Time relative to CLK 3 ns tSHCH CS# Not Active Setup Time relative to CLK 5 ns tSHCH CS# Not Active Setup Time relative to CLK 5 ns tSHCH CS# Deselect Time (for Array Read / Erase or Program → Read Status Register) 50/100 ns tSHQZ(2) tDIS Output Disable Time 7 ns tCLQV tV 3(00k Low to Output Valid 2.7V-3.6V/3.0V-3.6V/3.0V-3.6V 7 ns tCLQX tHO Output Hold Time 0 ns ns tHLCH HOLD Active Hold Time relative to CLK 3 ns ns tHHCH HOLD Not Active Setup Time relative to CLK 3	tCLCH(2)		Clock Rise Time peak to peak	0.1			V/ns
tSLCH tCSS CS# Active Setup Time relative to CLK 6 ns tCHSL CSR Not Active Hold Time relative to CLK 5 ns tDVCH tDSU Data In Setup Time 4 ns tCHDX tDH Data In Hold Time 3 ns tCHSH CSR Active Hold Time relative to CLK 3 ns tSHCH CSR Active Hold Time relative to CLK ns ns tSHCH CSR Active Hold Time relative to CLK ns ns tSHCH CSR Deselect Time (for Array Read / Erase or Program - Read Status Register) 50/100 ns tSHSL tCSH Output Disable Time 7 ns tCLQV tV 36/7 3.0% 3.6% 7 ns tCLQX tHO Output Hold Time 0 ns tHLCH /HOLD Active Setup Time relative to CLK 3 ns ns tHCHH /HOLD Active Hold Time relative to CLK 3 ns ns tHHCH /HOLD Not Active Setup Time relative to CLK 1 ns ns <td></td> <td></td> <td></td> <td>0.1</td> <td></td> <td></td> <td>V/ns</td>				0.1			V/ns
tCHSL to CLK 5 ns tDVCH tDSU Data In Setup Time 4 ns tCHDX tDH Data In Hold Time 3 ns tCHSH CS# Active Hold Time relative to CLK 3 ns tSHCH CS# Not Active Setup Time relative to CLK 5 ns tSHCH CS# Deselect Time (for Array Read / Erase or Program → Read Status Register) 50/100 ns tSHQZ(2) tDIS Output Disable Time 7 ns tCLQV tV Clock Low to Output Valid 2.7V-3.6V/3.0V-3.6V 7 ns tCLQX tHO Output Hold Time 0 ns tCLQX tHOLD Active Setup Time relative to CLK 3 ns tCHHH /HOLD Active Hold Time relative to CLK 3 ns tHHCH /HOLD Not Active Setup Time relative to CLK 3 ns tHHCH /HOLD Not Active Hold Time relative to CLK 3 ns tHHCH /HOLD to Output Low-Z 7 ns tHHQX(2) tHZ /HOLD to Output Hi		tCSS		6			ns
tCHDX tDH Data In Hold Time 3 ns tCHSH CS# Active Hold Time relative to CLK 3 ns tSHCH CS# Not Active Setup Time relative to CLK 5 ns tSHCH CS# Deselect Time (for Array Read / Erase or Program → Read Status Register) 50/100 ns tSHQZ(2) tDIS Output Disable Time 7 ns tCLQX tHO Output Disable Time 0 ns tCLQX tHO Output Bold Time 0 ns tCLQX tHO Output Hold Time 0 ns tCLQX tHO Output Hold Time relative to CLK 3 ns tCHHH /HOLD Active Hold Time relative to CLK 3 ns ns tCHHH /HOLD Not Active Setup Time relative to CLK 3 ns ns tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns ns tHHQX(2) tLZ /HOLD to Output Low-Z 7 ns tHHQX(2) tLZ /HOLD to Output High-Z 12	tCHSL			5			ns
tCHSH	tDVCH	tDSU	Data In Setup Time	4			ns
tchsh CLK CS# Not Active Setup Time 5 ns ns relative to CLK CS# Deselect Time (for Array Read → Array Read / Erase or Program → Read Status Register) S0/100 ns relative to CLK tcsh Read → Array Read / Erase or Program → Read Status Register) To ns relative to CLK tv Siev / 3.0V - 3.6V / 3.0V - 3.6V 7 ns relative to CLK tho Output Hold Time 0 ns relative to CLK tho Output Hold Time relative to CLK tho CLK tho CLK tho CLK tho CLK tho CLK tho Che Relative to CLK tho Relative to CLK	tCHDX	tDH	Data In Hold Time	3			ns
ISHCH relative to CLK 9 ITS tSHSL tCSH Deselect Time (for Array Read → Array Read / Erase or Program → Read Status Register) 50/100 ns tSHQZ(2) tDIS Output Disable Time 7 ns tCLQV tV Clock Low to Output Valid 2.7V-3.6V/3.0V-3.6V 7 ns tCLQX tHO Output Hold Time 0 ns tHLCH /HOLD Active Setup Time relative to CLK 3 ns tCHHH /HOLD Active Hold Time relative to CLK 3 ns tCHHL /HOLD Not Active Setup Time relative to CLK 3 ns tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns tHHQX(2) tLZ /HOLD to Output Low-Z 7 ns tHHQX(2) tLZ /HOLD to Output High-Z 12 ns tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns tSHWL(3) Write Protect Hold Time After CS# High to Standby Mode with Electronic Signature Read 800 ms tP(2) CS# High to Standby Mode with Electronic Signature	tCHSH			3			ns
tSHSL tCSH Read → Array Read / Erase or Program → Read Status Register) tSHQZ(2) tDIS Output Disable Time	tSHCH			5			ns
tSHQZ(2) tDIS Output Disable Time 7 ns tCLQV tV Clock Low to Output Valid 2.7V-3.6V / 3.6V / 3.0V-3.6V 7 ns tCLQX tHO Output Hold Time 0 ns tHLCH /HOLD Active Setup Time relative to CLK 3 ns tCHHH /HOLD Active Hold Time relative to CLK 3 ns tHHCH /HOLD Not Active Setup Time relative to CLK 3 ns tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns tHHQX(2) tLZ /HOLD Not Active Hold Time relative relative to CLK 3 ns tHHQX(2) tLZ /HOLD Not Active Hold Time relative relative to CLK 3 ns tHHQX(2) tLZ /HOLD Not Active Hold Time relative to CLK 3 ns tHHQX(2) tLZ /HOLD Not Active Hold Time Relative to CLK 4 12 ns tHUQZ(2) tHZ /HOLD to Output High-Z 10 ns ns tWHSL(3)	tSHSL	tCSH	Read →Array Read / Erase or	50/100			ns
tCLQV tV Clock Low to Output Valid 2.7V-3.6V / 3.6V / 3.0V-3.6V 7 ns tCLQX tHO Output Hold Time / to CLK 0 ns tHLCH /HOLD Active Setup Time relative to CLK 3 ns tCHHH /HOLD Active Hold Time relative to CLK 3 ns tHHCH /HOLD Not Active Setup Time relative to CLK 3 ns tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns tHHQX(2) tLZ /HOLD to Output Low-Z 7 ns tHLQZ(2) tHZ /HOLD to Output Low-Z 7 ns tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns tSHWL(3) Write Protect Hold Time After CS# High to Power-down Mode 800 ms tDP(2) CS# High to Power-down Mode without Electronic Signature Read 800 ms tRES1(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 <	tSHQZ(2)	tDIS	Output Disable Time			7	ns
tCLQX tHO Output Hold Time 0 ns tHLCH /HOLD Active Setup Time relative to CLK 3 ns tCHHH /HOLD Active Hold Time relative to CLK 3 ns tHHCH /HOLD Not Active Setup Time relative to CLK 3 ns tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns tCHHL /HOLD Not Active Hold Time as relative to CLK 7 ns tHHQX(2) tLZ /HOLD to Output Low-Z 7 ns tHLQZ(2) tHZ /HOLD to Output High-Z 12 ns tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns ns tSHWL(3) Write Protect Hold Time After CS# High 100 ns ns tDP(2) CS# High to Power-down Mode With Electronic Signature Read 800 ms tRES1(2) CS# High to Standby Mode With Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50	, ,		Clock Low to Output Valid 2.7V-				
tHLCH /HOLD Active Setup Time relative to CLK 3 ns tCHHH /HOLD Active Hold Time relative to CLK 3 ns tHHCH /HOLD Not Active Setup Time relative to CLK 3 ns tHHCH /HOLD Not Active Hold Time relative to CLK 3 ns tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns tHHQX(2) tLZ /HOLD to Output Low-Z 7 ns tHHQX(2) tLZ /HOLD to Output High-Z 12 ns tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns tSHWL(3) Write Protect Hold Time After CS# High to Power-down Mode 800 ms tBP(2) CS# High to Standby Mode without Electronic Signature Read 800 ms tRES1(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 1.5 5 <td>tCLQX</td> <td>tHO</td> <td></td> <td>0</td> <td></td> <td></td> <td>ns</td>	tCLQX	tHO		0			ns
tCHHH /HOLD Active Hold Time relative to CLK 3 ns tHHCH /HOLD Not Active Setup Time relative to CLK 3 ns tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns tHHQX(2) tLZ /HOLD to Output Low-Z 7 ns tHLQZ(2) tHZ /HOLD to Output High-Z 12 ns tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns ns tSHWL(3) Write Protect Hold Time After CS# High to Power-down Mode 800 ms tDP(2) CS# High to Power-down Mode without Electronic Signature Read 800 ms tRES1(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (First Byte) (4) 6 12 us tPP Page Program Time (4KB) 1.5 5 ms tSE Sector Erase Time (64KB) 0.7 </td <td></td> <td></td> <td>/HOLD Active Setup Time relative</td> <td></td> <td></td> <td></td> <td></td>			/HOLD Active Setup Time relative				
tHHCH /HOLD Not Active Setup Time relative to CLK 3 ns tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns tHHQX(2) tLZ /HOLD to Output Low-Z 7 ns tHLQZ(2) tHZ /HOLD to Output High-Z 12 ns tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns tSHWL(3) Write Protect Hold Time After CS# High 100 ns tDP(2) CS# High to Power-down Mode Without Electronic Signature Read 800 ms tRES1(2) CS# High to Standby Mode With Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (First Byte) (4) 6 12 us tPP Page Program Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s	tCHHH		/HOLD Active Hold Time relative	3			ns
tCHHL /HOLD Not Active Hold Time relative to CLK 3 ns tHHQX(2) tLZ /HOLD to Output Low-Z 7 ns tHLQZ(2) tHZ /HOLD to Output High-Z 12 ns tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns tSHWL(3) Write Protect Hold Time After CS# High 100 ns tDP(2) CS# High to Power-down Mode 800 ms tRES1(2) CS# High to Standby Mode without Electronic Signature Read 800 ms tRES2(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s </td <td>tHHCH</td> <td></td> <td>/HOLD Not Active Setup Time</td> <td>3</td> <td></td> <td></td> <td>ns</td>	tHHCH		/HOLD Not Active Setup Time	3			ns
tHHQX(2) tLZ /HOLD to Output Low-Z 7 ns tHLQZ(2) tHZ /HOLD to Output High-Z 12 ns tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns tSHWL(3) Write Protect Hold Time After CS# High 100 ns tDP(2) CS# High to Power-down Mode 800 ms tRES1(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tRES2(2) Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s	tCHHL		/HOLD Not Active Hold Time	3			ns
tHLQZ(2) tHZ /HOLD to Output High-Z 12 ns tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns tSHWL(3) Write Protect Hold Time After CS# High 100 ns tDP(2) CS# High to Power-down Mode With User CS# High to Standby Mode Without Electronic Signature Read 800 ms tRES1(2) CS# High to Standby Mode With Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s	tHHQX(2)	tl 7				7	ns
tWHSL(3) Write Protect Setup Time Before CS# Low 20 ns tSHWL(3) Write Protect Hold Time After CS# High 100 ns tDP(2) CS# High to Power-down Mode 800 ms tRES1(2) CS# High to Standby Mode without Electronic Signature Read 800 ms tRES2(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s							
tSHWL(3) Write Protect Hold Time After CS# High 100 ns tDP(2) CS# High to Power-down Mode 800 ms tRES1(2) CS# High to Standby Mode without Electronic Signature Read 800 ms tRES2(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s			Write Protect Setup Time Before	20			
tDP(2) CS# High to Power-down Mode 800 ms tRES1(2) CS# High to Standby Mode without Electronic Signature Read 800 ms tRES2(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s	tSHWL(3)		Write Protect Hold Time After CS#	100			ns
tRES1(2) CS# High to Standby Mode without Electronic Signature Read 800 ms tRES2(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s	tDP(2)					800	ms
tRES2(2) CS# High to Standby Mode with Electronic Signature Read 800 ms tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s			CS# High to Standby Mode				
tW Write Status Register Time 10 15 ms tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s	tRES2(2)		CS# High to Standby Mode with			800	ms
tBP1 Byte Program Time (First Byte) (4) 20 50 us tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s	tW				10	15	ms
tBP2 Additional Byte Program Time (After First Byte) (4) 6 12 us tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s							
tPP Page Program Time 1.5 5 ms tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s			Additional Byte Program Time				
tSE Sector Erase Time (4KB) 120 200 ms tBE Block Erase Time (64KB) 0.7 2 s	tPP				1.5	5	me
tBE Block Erase Time (64KB) 0.7 2 s							
TIE I I DID ETOCO LIMO	tCE	1	Chip Erase Time		25	60	s s

Notes:

- 1, Clock high + Clock low must be less than or equal to 1/fC.
- 2, Value guaranteed by design and/or characterization, not 100% tested in production.
- 3, Only applicable as a constraint for a Write Status Register instruction when Sector Protect Bit is set to 1.
- 4, For multiple bytes after first byte within a page, tBPN = tBP1 + tBP2 * N (typical) and tBPN = tBP1 + tBP2 * N (max), where N = number of bytes programmed.






Figure 25, Serial Output Timing




Figure 26, Input Timing





Figure 27, Hold Timing




9 PACKAGE MECHANICAL

8-Pin SOIC 150-mil






8-Pin PDIP 208-mil






8-Contact WSON (6x5mm)





8-Pin PDIP 300-mil





10. Revision List

Version No	Description	Date
Α	Initial Release	2009/03/15
В	Change Vcc_min from 2.7V to 3.0V	2010/01/29